Serial No.: 10/032,941

Filed: October 31, 2001

Page : 2 of 9

AMENDMENTS TO THE CLAIMS:

This listing of claims replaces all prior versions and listings of claims in the

application:

LISTING OF CLAIMS:

1. (Currently Amended) A semiconductor structure, comprising:

a semiconductor substrate; and

a compliant interconnect element disposed on a first surface of the substrate, said

compliant interconnect element comprising a portion extending across and away from the first

surface of the substrate to define a chamber between the first surface of the substrate and the

portion of the compliant interconnect element;

a first conducting pad on the substrate;

a conducting layer, disposed on the compliant interconnect element in contact with the

first conducting pad; and

a plurality of conducting pads on the substrate,

wherein the conductive layer comprises a plurality of lines, each of the lines contacting

one of the plurality of conducting pads, the lines defining a pad redistribution pattern, the

plurality of conducting pads have a first pitch and the lines define a pad distribution pattern have

a second pitch.

Serial No.: 10/032,941 Filed: October 31, 2001

Page : 3 of 9

2. (Original) The structure of claim 1, wherein the interconnect element comprises a

compliant layer.

3. (Original) The structure of claim 2, wherein the compliant layer comprises a polymer.

4. (Original) The structure of claim 3, wherein the polymer comprises silicone.

5. (Previously Presented) The structure of claim 1, wherein the chamber is surrounded

on all of its sides by the portion of the compliant interconnect element and the first surface of the

substrate.

6. (Original) The structure of claim 1, wherein the chamber has a height within the

range of about 50 μm to about 200 μm.

7. (Original) The structure of claim 2, wherein the compliant layer has a thickness

within the range of about 5 μ m to about 500 μ m.

8. (Original) The structure of claim 1, wherein the substrate comprises a device.

9. (Original) The structure of claim 8, wherein the device comprises an integrated

circuit.

Serial No.: 10/032,941 Filed: October 31, 2001

Page : 4 of 9

10. (Original) The structure of claim 9, wherein the device comprises a micro-electro mechanical system.

11. (Original) The structure of claim 1, further comprising:

an encapsulation layer disposed on a second surface of the semiconductor substrate.

- 12. (Cancelled)
- 13. (Original) The structure of claim 12, wherein the conducting layer comprises metal.
- 14. (Original) The structure of claim 13, wherein the metal is selected from the group consisting of titanium, copper, nickel, and gold.
- 15. (Original) The structure of claim 13, wherein the conducting layer has a thickness within the range of about 2 μ m to about 5 μ m.
 - 16. (Cancelled)
 - 17. (Original) The structure of claim 12, further comprising:

a printed circuit board having a second conducting pad disposed thereon,

Serial No.: 10/032,941 Filed: October 31, 2001

Page : 5 of 9

wherein the second conducting pad is in electrical communication with the first conducting pad on the substrate via the conducting layer.

18. (Currently Amended) A method for forming a semiconductor structure, said method comprising:

providing a semiconductor substrate; and

providing a compliant interconnect element on a first surface of the substrate, said compliant interconnect element comprising a portion extending across and away from the first surface of the substrate to define a chamber between the portion of the compliant interconnect element and the first surface of the substrate;

disposing a first conducting pad on the substrate;

disposing a conducting layer on the compliant interconnect element in contact with the first conducting pad; and

disposing a plurality of conducting pads on the substrate,

wherein the conductive layer comprises a plurality of lines, each of the lines contacting one of the plurality of conducting pads, the lines defining a pad redistribution pattern, the plurality of conducting pads have a first pitch and the lines define a pad distribution pattern have a second pitch.

19. (Original) The method of claim 18, wherein providing the compliant interconnect element comprises providing a compliant layer.

Serial No.: 10/032,941 Filed: October 31, 2001

Page : 6 of 9

20. (Original) The method of claim 19, wherein providing the compliant layer comprises

providing a transfer substrate having a compliant layer disposed thereon.

21. (Original) The method of claim 20, wherein providing a transfer substrate comprises

providing a glass substrate.

22. (Currently Amended) The method of claim 18, wherein providing a semiconductor

substrate comprises a providing a plurality of singulated dies, each of said dies die including a

semiconductor device.

23. (Original) The method of claim 22, further comprising:

encapsulating each one of the plurality of singulated dies in a protective material to form

a reconstituted wafer.

24. (Previously Presented)

25. (Currently Amended) The structure of claim 24 1, wherein the first pitch is smaller in

size than the second pitch.

Serial No.: 10/032,941 : October 31, 2001 : 7 of 9 Filed

Page

26. (Previously Presented) The structure of claim 25, wherein the first pitch is about $150~\mu m$ and the second pitch is about $800~\mu m.$